Recently, the T-type 3L-NPC was proposed to alternate the traditional NPC to improve the efficiency [4] , [5] . The topology diagram of a T-type 3L-NPC inverter is shown in Fig. 1 . The main advantage of the T-type 3L-NPC inverter is the lower voltage rating of the employed devices, as the two switches of neutral point have a peak inverse voltage of half of that required in the conventional 3L-NPC inverter. Furthermore, the structure of T-type 3L-NPC inverter provides lower conduction losses, compared to the conventional 3L-NPC of the same ratings [6] .
It is well known that the performance of inverter depends on the modulation strategy. In terms of modulation signal forms, modulation strategies can be classified into two categories including continuous pulsewidth modulation (CPWM) and discontinuous pulsewidth modulation (DPWM). In CPWM, the modulating signals are never clamped during the period of the fundamental voltage, whereas in DPWM, the modulating signals could be clamped to constant voltage levels [7] . Sinusoidal triangle pulsewidth modulation and space vector pulsewidth modulation (SVPWM) are two typical CPWMs which are widely used in many applications because of its low output voltage/current harmonic distortion. For threephase inverters with DPWM, each phase is clamped to one constant voltage level for one-third of the fundamental period. Thus, compared with the losses of the inverter with CPWM, the switching losses of the inverter with DPWM are significantly reduced at an average of 33.3% [7] , [8] .
The DPWM is successfully used in the conventional two-level inverters [7] [8] [9] [10] [11] [12] [13] [14] . If different phases are clamped to different voltage levels at different angles of the reference vector, different types of DPWM will be obtained. Generally speaking, there are four basic space vector-based (SVB) DPWMs for two-level inverters: DPWM I [10] , DPWM II [11] , DPWM III [12] , and DPWM IV [7] . Different DPWM methods show different performances. With different objectives of optimization, different optimized DPWMs are investigated in [7] , [13] , and [14] . In order to minimize the switching losses, a direct digital technique implementation of general DPWM was proposed in [7] . For the purpose of reducing common mode voltage (CMV), a CMV reduction DPWM was proposed in [13] and [14] . Actually, the SVB-DPWM can be functionally equivalent to sine-triangle carrier-based (TCB) DPWM [15] . In most of the practical applications, the modulation strategy is implemented by a microprocessor or digital signal processor (DSP). However, it is easier to realize sine-TCB modulation in practical applications.
The four basic DPWMs in the two-level inverter, DPWM I-IV, can also be extended to 3L inverters [16] [17] [18] . For 3L-NPC inverters with DPWM, an additional option of clamping voltage level is added. The clamped phases can be clamped to positive dc bus or neutral point or negative dc bus [19] . The clamped phases, clamped voltage levels, and the clamped durations can also be optimally designed according to the optimization requirements. The DPWMs aimed at reducing the switching losses [18] [19] [20] , reducing the CMV [20] , [21] , and balancing neutral-point voltage [20] , [22] , [23] were proposed in the literature. However, the existing implementation methods of abovementioned DPWMs for 3L inverters are very complex in applications, especially in the above optimization situations because they are based on space vector and requiring three procedures: sector judgment, function time calculation, and pulse pattern generation. Although [19] and [24] adopt TCB-DPWM, the procedures to obtain the final modulation signals are also not easy, because the procedures to calculate CMV are divided into many situations. Furthermore, the equivalent relationship analysis between the TCB-DPWM and SVB-DPWM for 3L-NPC inverters is not seen in the existing literature.
In order to simplify the implementation of SVB-DPWM, this paper proposes a TCB-DPWM for 3L-NPC inverters. In addition, the relationships between the proposed TCB-DPWM and the conventional SVB-DPWM are mathematically analyzed based on [25] . Different DPWMs can be realized in a unified scheme by setting different values of the proportional allocation factor for small vectors in different sectors. In order to demonstrate its applications in optimization situations, a TCB-DPWM-based neutral-point voltage balancing method is also proposed. The neutral-point voltage can be controlled by regulating the polarity of the proportional allocation factor in TCB-DPWM. The proposed TCB-DPWM and the neutral-point voltage balancing method are both verified by simulations and experiments.
This paper is organized as follows. The conventional SVB-DPWMs are reviewed in Section II. In Section III, the TCB-DPWM and its implementation method for 3L-NPC inverters are proposed. In addition, the relationships of TCB-DPWM and SVB-DPWM are mathematically analyzed. Based on the proposed TCB-DPWM, a neutralpoint voltage balancing method is investigated in Section IV. The effectiveness of the proposed scheme is verified by simulations and experiments in Section V. Section VI summarizes the conclusions and contributions of this paper.
II. CONVENTIONAL SVB-DPWMS FOR 3L-NPC INVERTER
The modulation strategies for the T-type 3L-NPC inverter and the conventional 3L-NPC inverter are the same. The proposed modulation strategy is suitable for both types of the 3L-NPC inverter. This paper takes a T-type 3L-NPC inverter shown in Fig. 1 as an example to demonstrate the proposed method. C P and C N are the dc bus capacitors. U dc denotes the dc voltage. L and C f are the inductance and capacitor of the LC filter, respectively. R D is the damping resistor of the LC filter. Currents i a,b,c and i ga,gb,gc denote the inverter side and load side three-phase currents, respectively. i m denotes the current flowing out of neutral point O. i ac denotes the current of dc capacitor.
The vector space for the 3L-NPC inverter is shown in Fig. 2(a) . There are 27 space vectors for 3L-NPC inverters, including three zero vectors (ppp, ooo, and nnn), 12 small vectors (poo, onn, ppo, oon, opo, non, opp, noo, oop, nno, pop, and ono), six medium vectors (pon, opn, npo, nop, onp, and pno), and six long vectors (pnn, ppn, npn, npp, nnp, and pnp). [26] .
The conventional SVPWM adopts the nearest three vectors to synthesize the reference vector and to generate seven-stage pulse patterns [27] . For a reference vector U ref in Fig. 2(a) , its pulse patterns are shown in Fig. 2(b) , where the vectors poo and onn are a couple of redundancy small vectors. In Fig. 2 
is defined as the proportional allocation factor for redundancy small vectors, which determines the following different situations.
1) If k = 1: positive small vector poo is used, point A in Fig. 1 is clamped to positive dc bus P. 2) If k = −1: negative small vector onn is used, point C in Fig. 1 is clamped to negative dc bus N. 3) If −1 < k < 1: no phases are clamped to any voltage levels. Normally, when k = 1 or k = −1, one of the three phases will be clamped to positive dc bus P or neutral point O, or negative dc bus N; thus, DPWM will be obtained. Table I shows four basic SVB-DPWMs including DPWM I-IV [16] [17] [18] , where k has different values (1 or −1) in different sectors. Fig. 3 (a) and (b) shows the clamped phases and clamped voltage levels for k = 1 and k = −1, respectively, where A+ means that point A in Fig. 1 is clamped to positive dc bus P; A0 means that point A is clamped to neutral point O; and A− means that point A is clamped to negative dc bus N. For the four basic SVB-DPWMs in Table I , the clamped phase and clamped voltage level can refer to Fig. 3 according to the value of k in the corresponding sector.
III. PROPOSED TCB-DPWM FOR 3L-NPC INVERTER

A. Proposed TCB-DPWM
The TCB-DPWM is proposed, as shown in Fig. 4 , to simplify the implementation of the SVB-DPWMs through injecting proper CMV to original modulation signals including the first CMV injection u z1 and the second CMV injection u z2 . Three original reference signals u a , u b , and u c are the outputs of the basic voltage/current control [28] . After twice CMV injections, the final modulation signals of u ma , u mb and u mc will be obtained. Drive signals for switching devices are generated by comparing two phase disposition triangle carriers with final modulation signals. In TCB-DPWM, the definition, meaning, and range of k are the same as SVB-DPWM, where k is the proportional allocation factor of redundancy small vectors. Different pulsewidth modulation methods, as well as SVB-DPWMs, can be obtained by setting different values of k into the unified scheme shown in Fig. 4 . The functions of inverters with TCB-DPWM and SVB-DPWM are equivalent when the same k is set. The procedure to realize the proposed TCB-DPWM will be interpreted in Sections III-B and III-C.
B. First CMV Injection
The three reference signals u a , u b , and u c in Fig. 4 can be expressed as
where U m is the peak value of reference voltage, ω is the angular frequency of reference voltage, m = √ 3 U m /U dc is the modulation index. In Fig. 4 , the first CMV injection u z1 , as shown in (2), is injected to the original three reference signals to improve the modulation index (dc voltage utilization) to its maximum value 1. The maximum modulation index of the proposed method will be the same as that for SVPWM
where MAX and MIN are the functions to obtain the maximum and minimum values, respectively. After the first CMV injection, three modulation signals u az , u bz and u cz are given by
Fig . 5 shows an example of the original modulation signal u a , the first CMV injection u z1 , and the modulation signal u az at the maximum value of modulation index. It can be seen from Fig. 5 that the modulation signal u az will be located within the reachable voltage band from −U dc /2 to U dc /2 because of the first CMV injection.
C. Second CMV Injection
The second CMV injection is used to obtain the functional equivalent relationships between SVB-DPWM and TCB-DPWM. If the pulse patterns of SVB-DPWM and TCB-DPWM are the same, the functional equivalent relationships will be achieved.
This section also takes the reference vector U ref shown in Fig. 2 (a) as an example; its pulse patterns are replotted in Fig. 6 (a). For a 3L inverter, two phase disposition triangle carriers u + t and u − t , as shown in Fig. 6 (b), are used to generate the pulse patterns. The laws to generate pulse patterns are as follows [15] . Case a: If modulation signal is bigger than positive carrier u + t , switching state p will be generated. Case b: If modulation signal is smaller than negative carrier u − t , switching state n will be generated. Case c: If modulation signal is bigger than negative carrier u − t and smaller than positive carrier u + t , switching state o will be generated. In order to generate the same pulse patterns shown in Fig. 2(a) , the final modulation signals of TCB-DPWM for each phase should be u ma , u mb , and u mc , as shown in Fig. 6(b) .
However, it is very difficult to obtain the relationship of u mx and u xz in the frame of two phase disposition triangle carriers. In order to simplify the procedure, a conversion defined in (4) is used to convert the frame of two phase disposition triangle carriers to the frame of one virtual common triangle carrier
As shown in Fig. 7 , modulation signals u mx and u xz are converted to u * mx and u * xz , respectively. The two phase disposition triangle carriers u + t and u − t are converted to one virtual common triangle carrier u * t . The relationships of u * mx and u * xz will be discussed in the frame of one virtual common triangle carrier to obtain the second CMV injection u z2 . In the frame of one virtual common triangle carrier, the CMV injection is labeled as u * z2 . Thus, the relationships of u * mx and u * xz are given by
After the conversions, modulation signals and triangle carrier are all located in the common voltage band from −U dc /4 to U dc /4 as shown in the white background zone in Fig. 6(b) .
According to the virtual common triangle carrier in Fig. 6(b) , its mathematical equation in t ∈ [0, T s /2] can be expressed as follows:
where u * t (t) is the instantaneous value of u * t at the time of t and T s is the carrier wave period.
As shown in Fig. 6(b) , u * ma , u * mb , and u * mc are the values of u * t (t) at the instant of t 1 , t 2 , and t 3 , respectively,
According to the similar triangles in Fig. 6(b) , the following equations can be obtained:
According to (5) , in the frame of one virtual common triangle carrier, the relative positions of two modulation signals of u * mx are the same as the relative positions of the corresponding two modulation signals of u * xz . Thus, the following equations can be obtained:
According to (5)-(9), the CMV injection u * z2 in the frame of one virtual common triangle carrier can be obtained
In the example sector, u * az and u * cz are the maximum and minimum values of u * xz , respectively. Similarly, for a reference vector in other sectors, similar conclusions can also be obtained. In summary, the CMV injection u * z2 in the frame of one virtual common triangle carrier is given by
Converting u * mx and u * xz to the frame of two phase disposition triangle carriers according to reverse conversion of (4), it will be obtained that the CMV injection u * z2 is equal to the second CMV injection u z2 . Thus, the second CMV injection is given by
The total CMV injection u z can be obtained After the twice CMV injections, three target modulation signals of TCB-PWM u ma , u mb , and u mc can be obtained
Fig . 8 shows the modulation signals generated by the proposed TCB-DPWM when m = 0.4 and 0.8 and k = 1 and −1. The red-dashed line u a is the original reference signal of phase A. The black-dotted line u z is the total CMV injection. The blue-solid line u ma is the final modulation signal to drive signal generating module. The final modulation signals in Fig. 8 are consistent with the clamped phase and clamped voltage levels in Fig. 3 .
D. Discussion
According to the above analysis, the procedures to realize the proposed TCB-DPWM just need a few arithmetic operations to obtain the final modulation signals and will be very easy to implement in applications. On the contrary, the procedures to realize SVB-DPWM are more complex, which require three procedures: sector judgment, function time calculation, and pulse pattern generation.
In practical applications, the control and modulation strategies for inverters are realized by a microprocessor or DSP. The computation burdens for the proposed strategy and SVPWM are summarized in Table II. As shown in Table II , the proposed algorithm may require about 34 machine cycles for the microprocessor in one carrier wave period. However, in the conventional SVB-DPWM methods such as [16] [17] [18] , it would require more than 87 machine cycles for microprocessor in one carrier wave period, which is more than two times of that in the proposed method.
IV. PROPOSED TCB-DPWM-BASED NEUTRAL-POINT VOLTAGE BALANCING METHOD
In this paper, neutral-point voltage balancing is used to demonstrate the application of the proposed TCB-DPWM. Among different methods of neutral-point voltage balancing for 3L-NPC, controlling the function time of redundant small vectors is the simplest and most effective method from the space vector modulation point of view [29] . Based on the same basic idea and the proposed TCB-DPWM, this paper proposes an equivalent implement method as hysteresis control in [29] from the triangle carrier modulation point of view. It should be noted that there is some literature [30] , [31] adopting DPWM to control the neutral-point voltage. The DPWM in these papers is based on once offset injection. Its maximum modulation index is not as high as the proposed method.
A. Analysis of Neutral-Point Voltage
As shown in Fig. 1 , the voltage of C P and C N are U P and U N . Thus, the voltage difference U C of dc side capacitors is given by
The value of U C depends on the neutral-point current i m . As shown in Table III , when i m > 0, current flows out of neutral point O, the voltage U N of C N will lower, and the voltage U P of C P will arise. Thus, the difference voltage U C of dc side capacitor will reduce. Similarly, when i m < 0, current flows into neutral point O, the voltage U N of C N will arise, and the voltage U P of C P will lower; thus, the difference voltage U C of dc side capacitor will arise. The neutralpoint voltage can be controlled by controlling the neutral-point current i m .
When the switching state of one phase is o, its current will flow into or out of the neutral point O. Thus, the neutralpoint current i m is determined by the magnitude and polarity of the corresponding phase current and the function time of switching state o. As shown in Fig. 6 , the function time of switching state o in a switching period is normally determined by the modulation signal as
where T xo is the function time of switching state o caused by the modulation signal u mx . Suppose that the current flowing out of bridge is positive, as shown in Fig. 1 , the average neutral-point current in a switching period can be obtained For a three-wire three-phase inverter, the sum of i a , i b , and i c is zero. Thus, (17) can be simplified as
According to Section III, it can be observed that the modulation waves of u x , u xz , and u mx have the same polarity because the added CMV will not change the polarity of each modulation signals. For example, if u a ≥ 0, then u az ≥ 0, and u ma ≥ 0; and if u a ≤ 0, then u az ≤ 0 and u ma ≤ 0. Thus, i m in (18) can be discussed according to the polarity of the original reference voltage u x . According to Fig. 2(a) and (18) , it can be seen that the polarity of u x and the average neutral-point current i m will have six situations, as listed in Table IV. According to Table IV, (18) can be rewritten as
where sign() is the function to acquire the sign of input, j ( j ∈ {a, b, and c}) is the related phase that can affect the neutral-point voltage, and the values of j in different sectors are: j = a, in sectors 1, 6, 7, and 12, j = b, in sectors 4, 5, 10, and 11; and j = c, in sectors 2, 3, 8, and 9. From (19) , it can be obviously seen that the i m can be regulated by u z2 , while the value of u z2 can be decided by k as 1) k = 1, then
2) k = −1, then
The second CMV injection u z2 at different modulation indexes m and different reference voltage angles θ are shown in Fig. 9 . According to (20) , (21), and Fig. 9 , it can be obtained that the polarity of u z2 is determined by the polarity of k. In other words, when k = 1, u z2 ≥ 0; when k = −1, u z2 ≤ 0. 
B. Proposed Neutral-Point Voltage Balancing Method
According to the above analysis, the TCB-DPWM-based neutral-point voltage control method is shown in Fig. 10 . The capacitor voltage balancing is controlled by the regulation of k. The value of k is calculated by the proposed control strategy according to three-phase currents i abc , reference voltage signals u abc , and the dc capacitor voltages u N and u P . The reference voltages u abc is used to obtaining the related phase j by looking up Table IV . Then, according to the polarity of u j i j and the voltage difference U C , the value of k can be obtained by the logic judgment in Fig. 10 . Finally, drive signals are generated by the proposed TCB-DPWM according to the value of k. Note that U dz (U dz > 0) is the threshold value and can also be seen as the acceptable deviation of neutral-point voltage.
In summary, the proposed strategy for controlling the neutral-point voltage is shown as follows. Case a: If U c > U dz and sign(u j i j ) = 1, k is set to −1; then, the average neutral-point current i m will increase, and U C will decrease. Case b: If U c > U dz and sign(u j i j ) = −1, k is set to 1; then, the average neutral-point current i m will increase, and U C will decrease. Case c: If U c < −U dz and sign(u j i j ) = 1, k is set to 1; then, the average neutral-point current i m will decrease, and U c will increase. Case d: If U c < −U dz and sign(u j i j ) = −1, k is set to −1; then, the average neutral-point current i m will decrease, and U c will increase. Case e: If U c and sign(u j i j ) are not the above four situations, the value of k will not be changed.
V. SIMULATION AND EXPERIMENTAL VALIDATION
A. Simulation and Experimental Platform
A MATLAB/Simulink model and experimental platform are used to validate the effectiveness of the proposed methods. The schemes of simulation and experiment are shown in Fig. 11(a) .
Both the main circuits in simulation and experiment are T-type 3L-NPC inverters with LC filter. The simulation and experiment are tested in inverter mode with passive load or utility grid. The dc voltage is supplied by a dc power source. The experimental platform is shown in Fig. 11(b) . In the experiment, control and modulation strategies are realized by a DSP (TMS320F28335). The switches and diodes in 
B. Validation of the Proposed TCB-DPWM
In order to validate the proposed TCB-DPWM, simulation and experimental results are shown in Fig. 12 . The simulation and experimental results are tested in inverter open-loop mode with a resistive load to avoid the negative affection caused by both the current control and utility grid. The dc voltage is 100 V. Both of dc capacitors C P and C N are 4100 μF. The modulation index m is 0.8. Four basic DPWMs, realized by the unified scheme of Fig. 4 , are tested to validate the proposed TCB-DPWM.
As shown in Fig. 12 , the output phase voltage to neutral point O u AO , the difference of dc capacitors U c , the current of dc capacitor i ac , and the frequency spectrum for u AG (output phase voltage to neutral star point of load) are measured in both simulations and experiments. In addition, the modulation waveform u ma and the output phase current i ga are measured in simulations and experiments, respectively.
The waveforms u ma and u AO show that phase A is clamped to the positive bus or neutral point or negative bus in different sectors (refer to Fig. 3) . The difference of dc capacitors U C fluctuates at the frequency of three times of the fundamental frequency. However, the phases of U C for different DPWMs are different. For example, the waveforms of U C for DPWM II and DPWM III have almost 180°phase shift. This means that k = 1 and k = −1 have opposite functions on neutral-point voltage. This phenomenon means that the neutral-point voltage can be controlled by k. Meanwhile, these results verify the analysis of neutral-point voltage in Section IV. The total harmonic distortions (THDs) of output phase voltage u AG are from 38.37% to 39.37%. As we know, the maximum harmonic component for SVPWM is the twice switching frequency harmonic (360th). While for the proposed strategy, the biggest harmonic component is located at the switching frequency (180th). Since filter has higher harmonic attenuation at higher frequency, the THD of grid/load side current of inverter with the proposed strategy will be bigger than that of SVPWM. After the LC filter, the output phase currents i ga for each DPWM methods show a good sinusoidal output wave. Both the simulation and experimental results are consistent with the theoretical analysis.
C. Validation of the Proposed TCB-DPWM-Based Neutral-Point Voltage Balancing Method
In order to validate the proposed TCB-DPWM-based neutral-point voltage balancing method, simulation results are given in Fig. 13 . The simulations are tested in inverter mode with RL load at the dc voltage of 600 V. The value of dc capacitors C P and C N are 4100 μF (820 μF × 5) and 3280 μF (820 μF × 4), respectively. U dz is set as 1.5 V. Waveforms in Fig. 13 from up to down are: modulation wave u ma , proportional allocation factor k, output voltage u AO , output phase current i ga , and dc capacitor voltage U N with a U dc /2 shift.
At the beginning of the simulations, standard SVPWM are used. Because of the different values of dc capacitor, the neutral-point voltages are unbalanced. The proposed neutral-point voltage control method starts to In order to evaluate other performances of the TCB-DPWM, the performance comparisons in THD of output current and switching loss function [32] are shown in Table VII . It shows that the switching losses are greatly reduced (more than 29%) with the proposed method. The cost to achieve this goal is the slightly harmonic distortion increase (less than 0.93%).
In order to validate the proposed TCB-DPWM-based neutral-point voltage balancing method, experimental results are shown in Figs. 14 and 15. In order to validate the proposed method in low switching frequency condition, Fig. 16 shows the results at f s = 2 kHz. As shown in Fig. 16 , standard SVPWMs without neutralpoint voltage control are used at the beginning of the experiment. The output current is greatly distorted because of the unbalance neutral-point voltage. When the proposed TCB-DPWM-based neutral voltage balancing method starts working, the voltages of dc capacitors become balanced. When the neutral-point voltages are balancing, the waveform of u AO becomes better. Meanwhile, the distortion of output current becomes smaller. Although the neutral-point voltage fluctuations become higher than that in high switching frequency, the neutral-point voltage is acceptable.
It is worth noting that the essence of the proposed neutralpoint voltage balancing method is allocating redundancy small vectors. The proposed method has the same limitation as for the method of allocating redundancy small vectors. This limitation on neutral-point voltage balancing is discussed in many papers (see [29, Fig. 9 ], [33, Fig. 8]) . The proposed method in this paper provides another way to realize the neutral-point voltage balancing. For a given value of k, the computation time for the proposed TCB-DPWM strategy is 6.7 μs in a DSP with a CPU frequency of 80 MHz. The calculation of k for the proposed neutral-point voltage balancing method needs 8.8 μs. While for the vector base PWM without neutral-point voltage balancing, the computation time is 19.2 μs. The advantage of the proposed method is easy implementation and low computation burden.
In order to evaluate other performances of the TCB-DPWM, efficiencies of inverters and THDs of grid current are shown in Fig. 17 , which are tested in the conditions of the same rated values of dc capacitor (C P = C N = 5 × 820 μF) to avoid the affections by the neutral-point voltage unbalance.
In Fig. 17(a) , the suffix -ac denotes the efficiency of the inverter disregarding the power losses of the LC filter, the suffix -G denotes the efficiency of the inverter including the power losses of the LC filter. Curves of SVPWM-ac and TCB-DPWM-ac are efficiencies of the inverter with the conventional SVPWM and the proposed TCB-DPWM, respectively. Curves of SVPWM-G and TCB-DPWM-G are efficiencies of the inverter with the conventional SVPWM and the proposed TCB-DPWM, respectively. Both the efficiencies of TCB-DPWM-ac and TCB-DPWM-G are higher than those of SVPWM-ac and SVPWM-G. The efficiency of TCB-DPWM-G is higher than SVPWM-G for 0.2%-0.5%. When the grid current increase, the change of k will increase, and the efficiency improvement is lower. The reason for lower efficiency improvement is that a turn ON and turn OFF will occur every time of k changing. Fig. 17(b) shows the THD curves of inverters with SVPWM and the proposed TCB-DPWM. The THD of the proposed TCB-DPWM is slightly higher than that of SVPWM. At the rated power point (15 A), the THD for SVPWM is 1.98%, while the THD for the proposed method slightly increases to 2.09%. When one phase voltage is clamped, the pulse pattern is changed from seven segments to five segments. From the harmonic distortion factor point of view in [15] , the symmetric center distribution of redundancy small vectors can minimize the harmonic flux trajectories. Thus, SVPWM will have better performance in harmonic distortion than have the TCB-DPWM. Thus, the cost for neutral-point voltage balance and efficiency improvement is the slightly harmonic distortion increase.
VI. CONCLUSION
This paper proposed a TCB-DPWM for 3L-NPC inverters. Different types of DPWM can be obtained by setting the proportional allocation factor k into the proposed unified scheme of TCB-DPWM. The proposed method effectively simplified the implementations of the conventional SVB-DPWMs. The proposed TCB-DPWM was verified by simulation and experimental results. In addition, a neutral-point voltage balancing method was investigated based on the proposed TCB-DPWM where the neutral-point voltage was controlled by controlling the polarity of k. The proposed neutral-point voltage balancing method was also verified by both simulation and experimental results. The results showed that the proposed neutral-point voltage balancing method has good performance at neutralpoint voltage control and switching loss reduction. Furthermore, the proposed neutral-point voltage balancing method is based on logic judgment and table lookup, so it is very convenient to be implemented in applications.
